Abstract: This article presents a single-channel 13-bit pipelined successive-approximation register (SAR) analog-to-digital converter (ADC). To achieve energy-efficient residue amplification, a ring ...
Abstract: As data transmission rates escalate across successive generations, the impact of timing jitter on the performance of high-speed systems becomes increasingly significant. Moreover, jitter is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results