This project implements a 32-bit single-cycle RISC-V processor using SystemVerilog, designed for educational and experimental purposes. It supports core RISC-V instruction types including R, I, S, B, ...